



MODULE - V

Counter

Asynchronous Counter  
(Ripple Counter)



Synchronous Count.



- ⇒ up counter
- ⇒ Down counter
- ⇒ up / down counter

Asynchronous - toggling FF  
JK / T flip flop

Counter  $\rightarrow$  -ve edge triggered is commonly used

$\Rightarrow$  Design a two bit asynchronous 2<sup>n</sup> bit counter / two bit ripple up counter / Mod-4 asynchronous up counter / Mod-4 ripple up counter.

$2^n$  - flip flop  
 $2^n$  - states  
Two bit  
00, 01, 10, 11  
2 flip flop

Mod 4 - 2 bit (2 flip flop)  
Mod 16 - (0-15) 4 bits

-ve edge triggered

Q as next clock, up counter

$\bar{Q}$  " " " , down counter.

+ve edge triggered


Q as next clock, down counter

$\bar{Q}$  " " " , up counter

+ve edge triggered




-ve edge triggered




ans: 2 bit up counter

00 01 10 11


state diagram



# Circuit Diagram



# Timing Diagram



$Q_2$  (MSB)  
 Initially  
 Assume  $Q_1 = 0, Q_2 = 0$

clock (cp)	state $Q_2 \ Q_1$		Decimal
Initially	0	0	0
After 1 <sup>st</sup> -ve edge	0	1	1
After 2 <sup>nd</sup> -ve edge	1	0	2
After 3 <sup>rd</sup> -ve edge	1	1	3
" 4 <sup>th</sup> "	0	0	0
" 5 <sup>th</sup> "	0	1	1


} up counting

⇒ Design a Mod 8 - 3 bit asynchronous up counter.


Ans:- 3 bit up counter

000 001 010 011 100 101 110 111


State diagram



## Circuit diagram



## Timing Diagram





Initially assume  $Q_1 = 0, Q_2 = 0, Q_3 = 0$

Clock (p)	State			Decimed
	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	
Initially	0	0	0	0
After 1st -ve edge	0	0	1	1
After 2nd -ve edge	0	1	0	2
After 3rd -ve edge	0	1	1	3
After 4th -ve edge	1	0	0	4
After 5th -ve edge	1	0	1	5


⇒ Design two bit asynchronous down counter

State diagram





Timing Diagram




⇒ Design two bit asynchronous up/down counter

⇒ Mod control input


$M=0$ , up counter

$M=1$ , down counter

state diagram




circuit





II


M	$a_1$	$\bar{a}_1$	clock pulse to next FF(y)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



$$y = \bar{M}a_1 + M\bar{a}_1$$


Flip flop with direction of synchronous or Asynchronous

Active low




pre	clr	Q
0	0	indeterminate
0	1	1
1	0	0
1	1	Normal operation

⇒ Design



$Q_3$	$Q_2$	$Q_1$	$clr$ (active high)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	X



$clr = Q_3 Q_2$  (active high)

$clr = \overline{Q_3 Q_2}$  (active low)




⇒ Design and implement a mod 12 asynchronous up counter using JK flip flop

11-1  
2 ⇒ Design asynchronous BCD counter (decade counter) <sup>mod 10 asynchronous up or down counter</sup>

15

Answers

⇒




Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	clr (Active high)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

	Q <sub>2</sub> Q <sub>1</sub>			
	00	01	11	10
Q <sub>4</sub> Q <sub>3</sub>	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	X	X	X
10	0	0	0	0


→ Q<sub>4</sub> Q<sub>3</sub>

$clr = Q_4 Q_3$  (active high)


$clr = \overline{Q_4 Q_3}$  (active low)



⇒ Asynchronous BCD counter



Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	clr (active high)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X



$clr = Q_4Q_2$  (active high)


$clr = \overline{Q_4Q_2}$  (active low)



# Synchronous Counter

⇒ Design & implement a Synchronous 3 bit upcounter using JK flipflop, D flipflop.

JK flipflop State diagram




$2^3 = 8$  states








$Q_3$	$Q_2$	$Q_1$
0	0	0
0	1	1
1	0	1
1	1	0


Excitation table for circuit

present state			Nextstate			Required excitations					
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$J_3$	$K_3$	$J_2$	$K_2$	$J_1$	$K_1$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	$\phi$	1	0	X	0	1	X	X	$\phi$
$\phi$	1	0	1	1	1	X	0	X	0	X	X
1	1	1	0	0	0	X	1	X	1	X	1










000  
001  
010  
100  
111

D flipflop

State diagram


Excitation Table

present state			next state			Required Excitation		
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$D_3$	$D_2$	$D_1$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0




$$D_3 = \bar{Q}_3 Q_2 Q_1 + Q_3 \bar{Q}_2 + Q_3 \bar{Q}_1$$

00 | 0  
 01 | 1  
 10 | 0  
 11 | 1




$$D_2 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$

$$= Q_2 \oplus Q_1$$




excitations

$D_1$
1
0
1
0
1
0
1
0




⇒ Design and implement 3-bit synchronous dec counter using D-Flipflop  
State diagram




Present state			Next state			Required Excitation		
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$D_3$	$D_2$	$D_1$
0	0	0	1	1	1	1	1	1
0	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	1	1	0	1	0	0	1	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	0	1	0	0
1	1	0	1	0	1	1	0	1
1	1	1	1	1	0	1	1	0

000  
011  
100  
111



rows down



$$D_3 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 + Q_3 Q_2 + Q_3 Q_1$$




$$D_2 = \bar{Q}_2 \bar{Q}_1 + Q_2 Q_1$$



⇒ Design and implement 3 bit synchronous up or down counter.

⇒ Suppose Mode control input  
 $M=0$ , up  
 $M=1$ , down




00	0
01	1
10	1
11	0

Mode M	present state			Nextstate			Required excitation		
	$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$P_3$	$T_2$	$T_1$
0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	0	1	1	0	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	1	1	0	0	1	1
0	1	1	0	1	1	1	0	0	1
0	1	1	1	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	1
1	0	1	0	0	0	1	0	1	1
1	0	1	1	0	1	0	0	0	1
1	1	0	0	0	1	1	1	1	1
1	1	0	1	1	0	0	0	0	1
1	1	1	0	1	0	1	0	1	1
1	1	1	1	0	1	0	0	0	1

⇒ Design and implement mod 6 synchronous up counter.


State diagram



present state			Next state			Required excitation		
$Q_3$	$Q_2$	$Q_1$	$Q_3$	$Q_2$	$Q_1$	$D_3$	$D_2$	$D_1$
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	0	0	0	0	0	0
1	1	0				x	x	x
1	1	1				x	x	x


000  
011  
100  
111





$$D_3 = a_2 a_1 + a_3 \bar{a}_1$$

000  
011  
100  
111





$$D_2 = \bar{a}_3 \bar{a}_2 a_1 + a_2 \bar{a}_1$$

function



$D_1$	1
	0
	1
	0
	1
	0
	X
	X

⇒ Design a Synchronous counter using JK flip flop which counts through the states or sequence 0, 1, 2, 4, 5, 6, 0, ...  
 its counter self starting.

If sequence is only given ⇒ use synchronous counter




present state			Next state			Required Excitation			
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	J <sub>3</sub> k <sub>3</sub>	J <sub>2</sub> k <sub>2</sub>	J <sub>1</sub> k <sub>1</sub>	
0	0	0	0	0	1	0	x	1	x
0	0	1	0	1	0	0	x	x	1
0	1	0	1	0	0	1	x	0	x
1	0	0	1	0	1	x	0	1	x
1	0	1	1	1	0	x	0	x	1
1	1	0	0	0	0	x	1	0	x



Ring counter  $\Rightarrow$  D Flipflop (must) [4bit]

4 bit ring counter


no. of states = no. of flipflops used




ORI  
(overloading inputs)

ORI	CP	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
0	x	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0

Johnson's counter  
 → count of outputs  
 1) Q is given as D<sub>1st</sub>  
 2) No. of states = 2 x no. of flipflops  
 3) ORI to all clear.




# Johnson's Ring Counter (Twisted / Switch Tail Ring Counter)



ORI	CP	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
0	x	0	0	0	0
1	↓	1	0	0	0
1	↓	1	1	0	0
1	↓	1	1	1	0
1	↓	1	1	1	1
1	↓	0	1	1	1
1	↓	0	0	1	1
1	↓	0	0	0	1

8 distinct states  
2<sup>4</sup>  
16

# Register




↓-ve edge  
Register → group of flipflop + gate combination

- 1) i/p and o/p → SISO serial i/p serial o/p  
 → SIPO serial i/p parallel o/p  
 → PISO parallel i/p serial o/p  
 → PIPO parallel i/p parallel o/p


- 2) Application → shift register  
 → storage register

Serial i/p  
 one bit at a time  
Parallel i/p  
 All bit at a time




cp	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
initially	0	0	0	0
↓	0	0	0	0
↓	1	0	0	0
↓	0	1	0	0
↓	0	0	1	0

SIPD




PIPO - storage register (buffer register)




t = n \* t<sub>clk</sub>

o/p  
d o/p


parallel ip  
at a time  
parallel ip  
at a time





SRP  
load  
= 0

Register with parallel load







if  $I=1, S=1, R=0$

$I=0, S=0, R=1$

### Sequential Logic Implementation



IMP 1) Serial Transfer → Application of shift registers  
2) Serial Adder



	Register A	Register B	SO Reg B
Initially	1011	0011	1
1	1101	1001	1
2	1110	1100	0
3rd	0111	0110	0
4th	1011	1011	1


V. JNP  
7 bit 6 bit shift register

### Universal Shift Register

serial shift register with flip

serial i/o for shift right


serial i/o for shift left



⇒ Shift registers can be used for converting serial data to parallel data and vice versa

⇒ The most general shift register has all the capabilities listed below

1. A clear control to clear the register to 'zero'
2. A cp input for clock pulses to synchronise all operations
3. A shift-right control to enable the shift right operation and the serial input and output lines associated with the shift right.
4. A shift left control to enable the shift left operation and the serial i/p and o/p lines, associated with the shift left.
5. A parallel load control to enable a parallel transfer and the  $n$  i/p lines associated with the parallel transfer.
6.  $n$  parallel output lines
7. A control state that holds the information in the register, unchanged even though clock pulses are continuously applied.




# Function Table

Mode control		Register operations
S <sub>1</sub>	S <sub>0</sub>	
0	0	storage
0	1	shift right
1	0	shift left
1	1	parallel load


Applications of shift registers

Serial Addition [value of register x & y, 1 bit addition at a time]

Serial Adder




# ROM




→ memory addresses (word)  
 (32 words × 4 bit)

32 x 4 ROM

No. of bit = OR gates  
 m → how many bit in word




$32 \times 4 = 128$  links



⇒ Implement Boolean functions


$n=1, p=2 \Rightarrow 2^{n/p}$   
 $F_1(A_1, A_0) = \sum (1, 2, 3)$   
 $F_2(A_1, A_0) = \sum (0, 2)$

using ROM




$2^{n \times m}$   
 32x4  
 5 i/p  
 4 o/p

A <sub>1</sub>	A <sub>0</sub>	F <sub>1</sub>	F <sub>0</sub>
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0



# Programmable Logic Array (PLA)


$n$  - i/p  
 $k$  - product terms  
 $m$  - output terms  
 no. of programmable links



PLA with three inputs, 3 product terms and two output.


$n=3$   
 $k=3$   
 $m=2$

No. of programmable links =  $2n \times k + k \times m + m$




→ Implement functions  $F_1$  and  $F_2$ , the following truth table using PLA with 3 inputs, 3 product terms and two outputs.

A	B	C	$F_1$	$F_2$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1



$$F_1 = \overline{A}B + AC$$

①



$$F_2 = AC + BC$$

②      ③



# PLA program Table.


Product	Product term	Inputs			Output	
		A	B	C	F <sub>1</sub>	F <sub>2</sub>
AB'	1	1	0	—	1	—
AC	2	1	—	1	1	1
BC	3	—	1	1	—	1
					1	1

VAMP


⇒ A combinational circuit is defined by the function

$$F_1(A, B, C) = \sum(3, 5, 6, 7), \quad F_2(A, B, C) = \sum(0, 2, 4, 6)$$

Implement the circuit with PLA having 3 i/p, 4 product term and 2 outputs.




$$F_1 = AC + AB + BC$$




$$F_2 = \bar{A}\bar{C} + ABC + \bar{B}$$

Correct  
Ans  
Cmpt



$$F_1 = \overline{A}\overline{B} + \overline{A}\overline{C} + \overline{B}\overline{C}$$



$$F_2 = A\overline{B}\overline{C} + \overline{A}\overline{C} + \overline{B}\overline{C}$$

consider  $F_1$  &  $F_2$   $[ \overline{A}\overline{B}, \overline{A}\overline{C}, \overline{B}\overline{C}, A\overline{B}\overline{C} ]$

PLA program table

Product terms	Inputs			Output	
	A	B	C	$F_1$	$F_2$
$\overline{B}\overline{C}$	-	0	0	1	1
$\overline{A}\overline{C}$	0	-	0	1	1
$\overline{A}\overline{B}$	0	0	-	1	-
$A\overline{B}\overline{C}$	1	1	1	-	1
	C T			T/C	